

Q: What must be done to prepare for a functional test?

Functional Test On HiLevel Systems

Preparing for functional test is probably easier on the HiLevel systems than any other high performance tester available. That's not our own claim; our customers have stated this time and again. By following the checklist below, you can be sure not to miss any of the important steps in preparation.

Functional test only tests the logic of the device to the thoroughness of your vectors. If you are translating simulation vectors, you should have good fault coverage. If generating vectors by hand it is important that you have a complete truth table or a very intimate knowledge of the device under test.

Related info

Q'nApp #P1: Pin List
Q'nApp #P2: Vector Translation
Q'nApp #P13: AutoLearn
Q'nApp #P17: Stimulus Formats
Q'nApp #P19: The Red Question Mark
Q'nApp #P20: Power and Ground
Q'nApp #P22: Bypass Capacitors
Q'nApp #P23: Inhibit Delay
Q'nApp #P24: Clock and Data rates
Q'nApp #P30: Swap Pins
Q'nApp #P34: DUT Boards
Q'nApp #P35: Prog. Loads, DCPMU
Q'nApp #P44: Vector Files Without Path
Q'nApp #P47: The More Button

Functional Test Checklist

- Prepare DUT board**
- Create ASCII pinlist**
- Invoke Presto and Initialize**
- Translate or create functional test vectors**
- Assign pins and groups (or import pinlist)**
- Define stimulus format, timing, logic levels**
- Download test vectors ("L" button)**
- Define DUT power**
- Define Test Rate, Last & Stop Vector**
- Run DUT continuity**
- Click RUN button and Analyze results**
- Save SET file one more time**

Be sure to save your SET file as you reach new milestones!